Design of a Decimator Filter for Novel Sigma-Delta Modulator

نویسندگان

چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of a Decimator Filter for Novel Sigma-Delta Modulator

In this paper, the designing of decimation filter for sigma-delta (∑-∆) ADC having different oversampling ratio (OSR) is described. The decimation filter perform the operation of down sampling of a high frequency, low resolution signal to Nyquist rate, high resolution digital output. The design of a decimation filter is projected that employs IIR-FIR structure; second order Cascaded Integrator ...

متن کامل

Design of a Decimation Filter for Novel Sigma-delta Modulator

The steps involved in the design of decimation filter for high-resolution sigma-delta (ΣΔ) A/D converter are described. The design of a decimation filter is proposed that employs three stage – one Cascaded Integrator Comb filter (CIC) followed by two finite impulse response (FIR) filters. This approach eliminates the need for multiplication, requires a maximum clock frequency equal to the sampl...

متن کامل

Comparator Design for Delta Sigma Modulator

In wide band communication systems, low power and high speed ADCs forms the main building blocks. These ADCs are commonly seen in the front end of the radio frequency receivers. Comparators are used in these ADCs. A CMOS Comparator design, based on amplifier-push pull inverter circuit is elaborated in this paper, which is intended to be used as the 1-bit ADC required for the implementation of a...

متن کامل

A High-Fidelity Decimator Chip for the Measurement of Sigma-Delta Modulator Performance

This paper reports on results from the algorithmic design and simulation of a two-path polyphase decimation filter with 24-bit accuracy over the frequency range from dc to 15.2 kHz. The filter is suited for very high precision data conversion and measurement applications. The device reported in this paper has been designed for use with a fourth-order, singleloop, XA modulator running at 4096 kH...

متن کامل

Designing of Droop Compensation Based Decimator for Sigma-delta Adc

In this paper, the designing of decimation filter for sigma-delta (∑-∆) ADC having different oversampling ratio (OSR) is described. The decimation filter perform the operation of down sampling of a high frequency, low resolution signal to Nyquist rate, high resolution digital output. The design of a decimation filter is projected that employs two stagesCascaded Integrator Comb (CIC) filters and...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IOSR journal of VLSI and Signal Processing

سال: 2013

ISSN: 2319-4197,2319-4200

DOI: 10.9790/4200-0213137